verilator_add/add.v


1
2
3
4
5
6
7
8
9
10

module add(
	input			clk,
	input		[7:0]	x,
	input		[7:0]	y,
	output	reg	[7:0]	s
);
	always @(posedge clk) begin
		s <= x + y;
	end
endmodule