summaryrefslogtreecommitdiff
path: root/cocotb_try
Commit message (Collapse)AuthorAge
* Revert back to 3 stage CIC filterJon Nordby2025-08-12
| | | | From 2843105739db84851c3e9d2436c2c3c2c0563abf
* pdm: Using 255 seems pretty niceJon Nordby2025-08-09
| | | | Lower values have much larger DC offsets on output
* pdm: Try to use shifts instead of mulJon Nordby2025-08-08
|
* pdm: Try to bring back alpha setting for DC removalJon Nordby2025-08-08
|
* pdm: Attempt at more efficient DC rejecterJon Nordby2025-08-08
|
* pdm: Leaky integrator for DC blocking seems betterJon Nordby2025-08-08
|
* pdm: Try switch to 2 stage CICJon Nordby2025-08-08
| | | | Still seeing odd spikes on output
* pdm: Try more HPF fixesJon Nordby2025-08-08
| | | | Still not right. Seeing periodic steps on output, that settle to 0, repeatedly
* pdm: Try add high pass filter for DC blocking/removalJon Nordby2025-08-08
| | | | Does not work right...
* cic3_pdm: Silence a warning from VerilatorJon Nordby2025-05-14
|
* bindings: Actually build cic3_pdm codeJon Nordby2025-05-14
|
* Remove unused pdm_outJon Nordby2025-05-02
|
* cocotb: Have two tests, share coreJon Nordby2025-05-02
|
* cocotb: Specify some argumentsJon Nordby2025-05-02
|
* cocotb: Test and fix 1khz sineJon Nordby2025-05-02
|
* cocotb: Run multiple PCM samplesJon Nordby2025-04-26
| | | | 1000 samples is quite slow, takes many seconds
* cocotb: Try to test a CIC filterJon Nordby2025-04-26
|
* cocotb: Switch to plain Verilog, from SystemVerilogJon Nordby2025-04-26
|
* cocotb: Try to run quickstartJon Nordby2025-04-26
Passes both using SIM=verilator and SIM=icarus
generated by cgit v1.2.3 (git 2.25.1) at 2025-09-18 22:35:41 +0000