


GateMate™ FPGA Evaluation Board Datasheet

Evaluation Board Version 3.2 / CCGM1A1 Schematics





Cologne Chip AG
Eintrachtstr. 113
50668 Köln

Tel.: +49 (0) 221 / 91 24-0
Fax: +49 (0) 221 / 91 24-100

<https://colognechip.com>
info@colognechip.com

Copyright 2019 - 2024 Cologne Chip AG

All Rights Reserved

The information presented can not be considered as assured characteristics. Data can change without notice. Parts of the information presented may be protected by patent or other rights. Cologne Chip products are not designed, intended, or authorized for use in any application intended to support or sustain life, or for any other application in which the failure of the Cologne Chip product could create a situation where personal injury or death may occur.

Contents

About this Document	5
1 Mechanical Dimensions	7
2 Summary Overviews	9
2.1 PCB components	10
2.2 Default Jumper Settings	12
2.3 LEDs and Push Buttons	13
3 Evaluation Board Schematics	15
4 Bill of Materials	37

About this Document

This is a sub-document in an ensemble of GateMate™ FPGA Evaluation Board documents, which include the following documents:

- **DS1003** – GateMate™ FPGA Evaluation Board Datasheet [↗](#)
- **DS1003** – GateMate™ FPGA Evaluation Board Version 3.1 / CCGM1A1 Schematics [↗](#)

All documents of the evaluation board are always updated together. Please make sure that you use these documents with the same date.

The change history of the complete document ensemble can be found in the main document.


For more information please refer to the following documents:

- Technology Brief of GateMate™ FPGA [↗](#)
- **DS1001** – GateMate™ FPGA CCGM1A1 Datasheet [↗](#)
- **DS1002** – GateMate™ FPGA Programmer Board Datasheet [↗](#)
- **UG1002** – GateMate™ FPGA Toolchain Installation User Guide [↗](#)

Cologne Chip provides a comprehensive technical support. Please visit our website for more information or contact our support team.

Chapter 1

Mechanical Dimensions



Chapter 2

Summary Overviews


2.1 PCB components

Figure 2.1 points out partial circuits that have been described in the previous chapters. The corresponding Table 2.1 lists all associated Figures and where they can be found in this document.

Table 2.1: Component locations on the GateMate™ FPGA Evaluation Board 3.2A (numbering in counter clockwise order)

Marking	Function	Shown in Fig.	on Page
①	FPGA core voltage	3.3	22
②	PCB power supply	3.1	21
③	GPIO supply voltage selection (banks WC and NA)	3.4	24
④	Configuration status (LEDs for CFG_DONE and CFG_FAILED_N)	3.12	31
⑤	Reset	3.10	30
⑥	HyperRam device	3.18	38
⑦	USB bridge	3.7	27
⑧	Flash memory	3.7	27
⑨	SPI interface	3.7, 3.8	27, 28
⑩	JTAG interface	3.7, 3.9	27, 28
⑪	Configuration mode setup	Tab. 3.5	29
⑫	Power-on reset (POR) enable	3.10	30
⑬	SerDes LVDS clock	3.14	32
⑭	SerDes interface	3.19	39
⑮	GateMate™ FPGA CCGM1A1	1.2	13
⑯	On-board oscillator CLOCK0_IN	3.13	32
⑰	Optional clock signals CLOCK1_IN .. CLOCK3_IN	3.15	33
⑱	GPIO supply voltage selection (banks EA and EB) with alternative LEDs and push button on bank EB	3.4	24
⑲	Pmod interface	3.17	37

Please note that all references point to the main document [DS1003 – Evaluation Board Datasheet](#).



2.2 Default Jumper Settings

Table 2.2: Default jumper settings

Designator	Color	Function	Default	Shown in Fig.	on Page
JP1 *	black	Clock distribution from user application to FPGA CLOCK2 signal.	–	3.15	33
JP2 *	black	Clock distribution from user application to FPGA CLOCK3 signal.	–	3.15	33
JP3	blue	Select supply voltage for GPIO banks EA and EB and user application supply input VIOin (1.2 V, 1.8 V or 2.5 V).	5–6: 2.5 V	3.5	25
JP4	black	Enable LEDs on GPIO bank EB.	closed	3.5	25
JP5	blue	Select supply voltage for GPIO banks EA and EB (from JP3 or user application supply output VIOout).	1–2: JP3	3.5	25
JP6	black	Enable power-on reset (POR) module.	closed	3.10	30
JP7	red	Power source selection from J5 or J7.	2–3: J7	3.1	21
JP8	black	Oscillator enable for CLOCK0 signal.	closed	3.13	32
JP9 *	black	CLOCK1 source selection from on-board oscillator * or external source via SMA jack J8 *.	–	3.15	33
JP10	black	Enable reset signal from user application.	opened	3.10	30
JP11	black	Select reset signal input of user application (reset button only or any board reset).	opened	3.10	30
JP12	red	Core voltage level adjustment (low power, economy or speed mode).	1–2: econ.	3.3	22
JP13	red	Core voltage fine tuning (min, typ, max).	1–2: typ	3.3	22
JP14	red	Select Pmod supply voltage 3.3 V or 2.5 V.	1–2: 3.3 V	3.17	37
JP15	blue	Select supply voltage for GPIO banks NA and WC and user application supply input VIOin (1.2 V, 1.8 V or 2.5 V).	5–6: 2.5 V	3.4	24
JP16	blue	Select supply voltage for GPIO banks NA and WC (from JP15 or user application supply output VIOout).	1–2: JP15	3.4	24

* Not populated in its shipped configuration.

Please note that all references point to the main document **DS1003** – evaluation board datasheet [↗](#).

2.3 LEDs and Push Buttons


Table 2.3: LEDs and push buttons


Designator	Color	Function	Shown in Fig.	on Page
D1 .. D8	green	User LEDs assigned to GPIO bank EB	3.5	25
D9	red	Configuration state CFG_FAILED_N	3.12	31
D10	green	Configuration state CFG_DONE	3.12	31
D11	yellow	PCB power supply	3.1	21
D12	yellow	Power good notification from on-board DC-DC converters	3.1	21
D13	yellow	FPGA core power	3.1	21
D15	red	FPGA reset	3.10	30
D16	yellow	Power supply from USB data jack J7 (supply for U7, FT2232HQ-Reel)	2.1, 3.7	15, 27
SW2	red	PCB reset	3.10	30
SW3	black	User button assigned to GPIO bank EB	3.5	25


Please note that all references point to the main document **DS1003 – Evaluation Board Datasheet** [↗](#).


Chapter 3


Evaluation Board Schematics





























Project:	GateMate CCGM1A1 (BGA324) Evaluation Board	Revision:	3.2A
Title:	Programmer Wrapper (FTDI 2232H)		
Size:	A4	Author:	CCAG
File:	FTDI Wrapper Evalboard SchDoc	Date:	06.06.2023
		Sheet	10 of 21

Cologne Chip AG
Eintrachtstr. 113
50668 Cologne
Germany














Project:	GateMate CCGM1A1 (BGA324) Evaluation Board	Revision:	3.2A	Cologne Chip AG Eintrachtstr. 113 50668 Cologne Germany
Title:	NB Bank GPIO Module Pmod (FPGA)			
Size:	A4	Author:	CCAG	Date: 06.06.2023
File:	FPGA_GPIO_NB.SchDoc	Sheet	13	of 21




















Chapter 4

Bill of Materials

Table 4.1: *Bill of Materials (sorted by designator)*

Component	Specification	Designators	Count
10n	6.3V X5R	C18, C23, C24, C29, C30, C35, C36, C41, C42	9
4.7u	10V X5R	C54, C56, C63, C64, C65	5
8p	6.3V X5R	C67, C68	2
22u	6.3V X5R	C91, C97, C101	3
220n	6.3V X5R	C93, C99, C103	3
22u	16V, 20% X5R	C105A, C105B, C105C, C105D, C105E, C106A, C106B, C106C, C106D, C106E	10
2u2	10V X5R	C1, C5, C10, C16, C19, C25, C31, C37, C69, C71, C80, C84, C88, C92, C98, C102, C110, C118, C122, C126	20
470n	6.3V X5R	C2, C6, C11, C20, C26, C32, C38, C81, C85, C111, C119, C123, C127	13

Continued on next page

Table 4.0: Bill of Materials (sorted by designator)

Continued from previous page

Component	Specification	Designators	Count
100n	10V X5R	C3, C4, C7, C8, C9, C12, C13, C14, C15, C17, C21, C22, C27, C28, C33, C34, C39, C40, C51, C52, C53, C55, C57, C58, C59, C60, C61, C62, C66, C70, C72, C73, C74, C75, C76, C77, C78, C79, C82, C83, C86, C87, C89, C90, C94, C95, C96, C100, C104, C107, C108, C109, C112, C113, C114, C115, C116, C117A, C117B, C120, C121, C124, C125, C128, C129, C130, C131, C132	68
WE-150 060 VS7 322	LED green	D1, D2, D3, D4, D5, D6, D7, D8, D10	9
SP3012-04UTG	TVS diode	D14	1
WE-150 060 RS7 322	LED red	D9, D15	2
WE-150 060 YS7 322	LED yellow	D11, D12, D13, D16	4
WE-613 003 111 21	Header vertical 3 pins 2.54 mm	J6	1
WE-651 005 161 21	Mini USB 2.0 Type B Receptacle	J5, J7	2
WE-613 012 243 121	Socket header angled 2x6 pins 2.54 mm	J17A, J17B	2
WCON 2320T		J1, J2, J9, J10, J18, J19	6
WE-613 002 111 21	Jumper 2 pins	JP4, JP6, JP8, JP10	4
WE-613 006 211 21	Jumper 3x2 pins	JP3, JP15	2
WE-613 003 111 21	Jumper 3 pins	JP5, JP7, JP11, JP12, JP13, JP14, JP16	7
MI0805K601R-10	600R 1,5A, 0,1R	L1, L2, L3, L5, L6	5
WE-744 231 091	CNSW 370mA 900hm 100MHz	L7	1
BC847C		Q1, Q2	2
4k7	1%	R23, R24, R25, R29	4
2k	1%	R46	1
1k	1%	R43, R47, R48, R50	4
10k	1%	R19, R20, R21, R22, R26, R27, R31, R32, R33, R34, R35, R37, R51, R52, R55, R56, R57, R61	18
1R	1%	R72	1

Continued on next page

Table 4.0: Bill of Materials (sorted by designator)

Continued from previous page

Component	Specification	Designators	Count
0R	1%	R66, R70, R71, R81, R82, R86	6
51k	1%	R88	1
20k	1%	R89	1
47k	1%	R90	1
62k	1%	R92	1
120k	1%	R91, R93	2
240k	1%	R94	1
63.4k	1%	R96	1
44.2k	1%	R98	1
100k	1%	R85, R100	2
200k	1%	R14, R54, R95, R97, R99, R101, R102	7
33R	1%	R1, R2, R3, R4, R13, R15, R16, R17, R18, R38, R39, R40, R41, R60, R107, R108, R109, R110	18
12k	1%	R44, R45, R49, R111, R112, R113, R114, R115	8
200R	1%	R5, R6, R7, R8, R9, R10, R11, R12, R28, R30, R53, R78, R116	13
219-4MSTR	DIP switch 4 positions	SW1	1
PTS645-SK43	push button red	SW2	1
PTS645-SL43	push button black	SW3	1
CCGM1A1	GateMate FPGA	U1	1
SN74LVC08APW		U2	1
SN74LVC1G34DBVR		U4	1
MX25R6435F	64 MBit	U5	1
MIC5504-3.3YMT-TZ		U6	1
FT2232HQ-Reel		U7	1
93LC56BT-I/OT		U8	1
MPM3833C		U9A, U9B, U9C, U9D, U9E	5
S27KS0641		U10	1
SN74CB3T3245PWR		U12A, U12B, U13, U14	4
SN74AUC00RGYR		U15	1
SN74AUP1G04DRYR		U16	1
ECS-5032MV-100-BN-TR	10 MHz	X1	1
7M-12.000MAHV-T		X4	1

GateMate™ FPGA
Evaluation Board Datasheet
Evaluation Board Version 3.2 / CCGM1A1
Schematics
DS1003
January 2024

